In this paper, we present a fully integrated CMOS LNA (low noise amplifier) with input matching LC ladder technique circuitry to cover the upper band of UWB from 3.1 to 10 GHz. Also, an improved technique of derivative superposition (DS) method is proposed to improve the linearity by using both forward body bias technology, and currentreused. The proposed LNA can operate at reduced supply voltage and power consumption. This configuration provides better input matching, lower noise figure, and more reverse isolation which is vital in LNA design. Complete analytical simulation of the circuit results in frequency of 3.1 GHz to 10 GHz, with 2.44 dB NF MIN , 50Ω input impedance, 13.5dB peak power gain (S 21 ), high reverse isolation (S 12 ) -50 dB, -15dB input matching (S 11 ) and -10dB output matching (S 22 ), while dissipating as low power as1.5mW low supply voltage of 0.6 V.
Introduction:
Portable applications such as WLAN transceivers, cell phones, and sensor networks strive to meet stringent performance requirements with the lowest power consumption to preserve battery life. The most efficient technological approach for reducing power consumption is through power supply voltage scaling, but conventional cascade topology [1] has been widely used in low noise amplifier (LNA) circuit design to optimize circuit performance such as high gain, and high reverse isolation. Nevertheless, it is not suitable for low-voltage applications because the supply voltage must be larger than twice the threshold voltage (v th ) of the transistors. LNA circuit topologies have been devised to yield a low voltage supply (V dd ) [2] using a folded-cascode LNA suitable for low-voltage, low-power this structure utilizes the complementary nature of CMOS, employing both NMOS and PMOS transistors to reduce the required voltage. However, the work conducted thus far has suffered from low linearity and as we know the mobility of PMOS is less than the mobility of NMOS so that, this design at fast operations Linearity is a key performance parameter for RF circuits since nonlinearity may cause harmonic generation, gain compression, desensitization, blocking, cross modulation, inter-modulation distortion and many other problems. The linearity of the LNA is usually specified as an input-referred third-order intercept point (IIP 3 ) in recently papers [3] , [4] provide two different techniques to improve the linearity derivative superposition (DS) which will discuss later and using folded PMOS I MD sinker but this two methods doesn't take in its account the noise figure as it used additional transistor . For the low-noise amplifier (LNA), high linearity, and low power consumption should be achieved without lowering other performances, such as low noise figure (NF), high gain, and good impedance matching Figure (1) shows the complete circuit of the proposed low noise amplifier which we will explain in details its techniques
I-Input matching
Using LC ladder theory [2] , The LC network presented in Figure ( 2) is a second order pass band filter that's the impedance response Z in is depicted in Figure ( 3) Hence Z in is purely resistive and equal to:
where
The unity-current gain angular frequency of the MOSFET Within a frequency range defined as follows 
And for output matching is used a series RLC with a resonance frequency the center of the band (6.5GHz) and less quality factor to increase the bandwidth
II-The low voltage supply
The cascade LNA is widely used in LNA designs but it not suitable for low voltage applications due to stacking configurations, in the stacking structure the supply voltage must be larger than to prevent transistors with low supply voltage in the weak inversion region from inducing NF and gain performance degradations. Forward body bias technology [3] is also introduced to come over this problem. The well-known threshold
Where v tho is the threshold voltage without bulk-source voltage i.e. v bs =0, γ is the bulk threshold parameter, and  f is the bulk Fermi potential.v th could be reduced by applying forward body bias. Furthermore, the body of each NMOS transistor is biased at 0.52 V and is much lower than the P-N junction turn-on voltage, that is, the bulk-to-source voltage should be smaller than 0.7 V. The introduced body leakage current could then be negligible and when v bs =0.52 the vth become less than 0.3 v when vtho=0.45 v.
III. High linearity technique
The nonlinearity of a MOS transistor arises from its voltage-to-current (V-I) conversion. The drain current in a MOSFET can be modeled in terms of its gate-source voltage as follows (5) where is the main transconductance, represents its second-order nonlinearity obtained by the second-order derivative of MOSFET dc transfer characteristics ( -) and is the third-order nonlinearity obtained by the third-order.
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In previous papers [4] , implementation of a high linear LNA using the improved DS method is proposed. The input stage is formed by two transistors connected in parallel as shown in Figure ( 
And controls the third-order inter-modulation distortion (I MD3 ) at low signal levels, thus determines IIP 3 . It could be seen that the third-order nonlinear coefficient g m3A of the transistor in the strong inversion region is negative and the third-order nonlinear coefficient g m3b of the transistor in the moderate inversion region is positive. The negative g m3A is aligned with the positive g m3b , but they have a similar mirror-image curvature, the resulting composite g m3 will be close to zero and the theoretical IIP3 will be significantly improved in a relatively wide range of the gate biases. But in my design I used only one transistor (A) with biasing at =0.55 v where the g m3A ≈ zero using only one transistor is better than using two transistor as it low cast, low area, low power, and low noise figure. But this technique will provide a low power gain, so to come over this problem cascade topology (two stage amplifiers) is used. But it will increase the power dissipation. This problem will be come over using current reused technique.
IV. Current-Reused Technique
The current-reused configuration [6] can be considered as a two stage cascade amplifier, where the first stage is the CS amplifier, and the second stage is the cascode amplifier as shown in Figure (6) The purpose of using L G and C G is to perform a series-resonant with C GS of a M 1 for 
Combining (9) and (10), it can be seen that the input signal is amplified twice under the same dc current for achieving high gain under low power consumption.
simulations result and discussion
The proposed circuit was simulated using ADS2008 (advanced design system2008) in 0.13µm TSMC CMOS process, Figure (7) shows that the noise figure (NF) is <-5dB within the range (5GHz to 9.3GHz), Figure ( 8) shows that the design provide forward power gain (S21) 22.17dB at 3.6 GHz, Figure ( 9 ) shows that the design give a good input matching (S11)for all frequency more than 4 GHz and Figure( (11) show that the circuit operate at good output matching and low reverse transmission gain. The stability calculations below show that transistor is unconditionally stable since k>1 
conclusion
This paper presents fully integrated (3.1-10) GHz design integrated in a TSMC 0.13μm CMOS process requires only voltage of 0.6 V consuming 1.5 dc powers. The feasibility of a newly proposed wideband matching topology and current-reused technique for improving noise performance, achieving good input matching and high power gain. The proposed LNA provided a peak power gain of 13.5 dB. NF ranged from 2.4 dB to 5 dB within the bandwidth. This LNA can be used for low voltage and low power wireless applications. Future work may be focused on LNA design using current conveyer.
